Inicio > > Ciencias de la computación > Generating Hardware Assertion Checkers
Generating Hardware Assertion Checkers

Generating Hardware Assertion Checkers

Marc Boulé / Zeljko Zilic

195,35 €
IVA incluido
Disponible
Editorial:
Springer Nature B.V.
Año de edición:
2010
Materia
Ciencias de la computación
ISBN:
9789048179220
195,35 €
IVA incluido
Disponible

Selecciona una librería:

  • Librería Samer Atenea
  • Librería Aciertas (Toledo)
  • Kálamo Books
  • Librería Perelló (Valencia)
  • Librería Elías (Asturias)
  • Donde los libros
  • Librería Kolima (Madrid)
  • Librería Proteo (Málaga)

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity. This is the first book that presents an 'under-the-hood' view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

Artículos relacionados

Otros libros del autor

  • Generating Hardware Assertion Checkers
    Marc Boulé / Zeljko Zilic
    Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, ass...